





1



+




2




1 x






2x


1








2







3






4






5







1x

6






7







8






9






10







1x

11



12





2x


13






4x


14









15





16





17




1x






1x

18




A detailed diagram showing a multi-core cable being inserted into a terminal block. The terminal block has several slots, and the cable's conductors are being guided into them. A small label '1' is placed near the connection point.





20






1x





1x

21



22





23

